Senior ASIC Design Engineer

NVIDIA

ASIC Design Engineer in NVIDIA’s AI for chip design team. Developing high performance design solutions and collaborating globally to push innovation in chip development.

Posted 6/27/2026full-timeSanta Clara • California, North Carolina, Texas • 🇺🇸 United StatesSenior💰 $168,000 - $310,500 per yearWebsite

Core Competencies

Role fit

Core Competencies

Use this summary to align your resume positioning with the role.

The ideal candidate must demonstrate expertise in ASIC design and RTL development while effectively collaborating with cross-functional teams to deliver innovative AI solutions. A strong analytical mindset and proactive problem-solving abilities are essential for driving impactful results in a dynamic environment.

ATS Keywords

Tailor your resume

Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills

ASIC DesignRTL DevelopmentVerilogMicro-ArchitectureLogic SynthesisTiming AnalysisDigital SystemsVLSI DesignPythonData Structures

Soft Skills

Analytical SkillsCommunication SkillsInterpersonal SkillsProblem-SolvingProactive ApproachCollaborationAdaptabilityTeamworkLeadershipDynamic Environment

Tools & Technologies

Large Language ModelsMulti-Agent SystemsRAG PipelinesVector DatabasesSoftware Engineering PrinciplesRapid PrototypingAI SolutionsDesign GuidelinesSynthesisVerification

Certifications & Qualifications

Master's DegreePhD Degree

Industry Keywords

Computer ArchitectureComputer ArithmeticAIMachine LearningEngineering AssistantsMulti-Turn Dialogue SystemsDynamic TeamsProduct-FocusedComplex DesignsDesign Targets

Tech Stack

Tools & technologies

Python

About the role

Key responsibilities & impact

Document and deliver design guidelines that will help the ASIC team implement high performance, area and power efficient RTL to achieve design targets and specifications
Develop agentic AI solutions to craft the micro-architecture, implement the RTL, and deliver a fully verified, synthesis/timing clean design
Collaborate and coordinate with other designers as well as tool and flow owners to make sure design guidelines and agentic solutions meet their requirements
Drive impact by designing and deploying LLM-powered solutions for engineering assistants and multi-turn, multi-modal dialogue systems
Stay ahead by engaging with the latest advancements in machine learning and AI to create powerful solutions

Requirements

What you’ll need

Master's or PhD degree in Electrical Engineering, Computer Science/Engineering, or a related field (or equivalent experience)
8+ years of meaningful work experience
Experience in micro-architecture and RTL development (Verilog) in complex designs
Deep understanding of ASIC design flow including RTL design, verification, logic synthesis and timing analysis
Exposure to Digital systems and VLSI design, Computer Architecture, and Computer Arithmetic is required
Proficiency in rapid prototyping using Python with strong foundational knowledge of data structures, algorithms, and software engineering principles
Experience with fine-tuning large language models, building advanced multi-agent systems, RAG pipelines and vector databases
Strong analytical, communication, and interpersonal skills, with a proven track record to thrive in dynamic, product-focused, and distributed teams
A proactive approach to problem-solving and a willingness to acquire new skills and knowledge as needed to achieve results.

Benefits

Comp & perks

Eligible for equity and benefits