ASIC Verification Engineer – GPU

NVIDIA

ASIC Verification Engineer developing and verifying cutting-edge GPUs at NVIDIA. Collaborate on high-performance processor designs, ensuring design correctness and implementation.

Posted 7/16/2026full-timeSanta Clara • California, North Carolina • 🇺🇸 United StatesJuniorMid-Level💰 $136,000 - $218,500 per yearWebsite

Core Competencies

Role fit

Core Competencies

Use this summary to align your resume positioning with the role.

Demonstrates expertise in ASIC design verification, utilizing advanced methodologies such as UVM and System Verilog. Proficient in developing verification infrastructure and collaborating effectively with cross-functional teams to ensure design correctness.

Highest-signal resume keywords

ASIC Design VerificationUVM MethodologySystem VerilogC/C++ ProgrammingTest Bench Development

ATS Keywords

Tailor your resume

Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills

ASIC DesignVerification MethodologiesFunctional CoverageAssertion-Based VerificationRandom Stimulus VerificationDebug ToolsVCS Simulation ToolsTest Bench EnvironmentsMicro-Architecture VerificationGolden Models

Soft Skills

CollaborationCommunication

Tools & Technologies

VCSVerdiGDB

Certifications & Qualifications

Bachelor's Degree in EE, CS or CE

Industry Keywords

GPU DesignSilicon VerificationArchitecture Verification

About the role

Key responsibilities & impact

Verify the design and implementation of the industry's leading GPUs
Responsible for verification of the ASIC design, architecture, golden models and micro-architecture using advanced verification methodologies such as UVM
Understand the design and implementation of your unit, define the verification scope, develop the verification infrastructure and verify the correctness of the design
Collaborate with architects, designers, and pre and post silicon verification teams to accomplish your tasks

Requirements

What you’ll need

Bachelors Degree in EE, CS or CE or equivalent experience
2+ years of relevant experience
Experience in verification using random stimulus along with functional coverage and assertion-based verification methodologies
Background with design and verification tools (VCS or equivalent simulation tools, debug tools like Verdi, GDB)
Experience crafting test bench environments for unit and system level verification
Strong background in System Verilog or similar HVL
Expertise with C/C++ programming language

Benefits

Comp & perks

Equity
Benefits 📊 Check your resume score for this job Improve your chances of getting an interview by checking your resume score before you apply. Check Resume Score