Apply

Ready to go for it?

AI Apply speeds things up—apply directly if you prefer.

FREE ACCESS
5,000–10,000 jobs/day
JobTailor Logo

See all jobs on JobTailor

Search thousands of fresh jobs every day.

Discover
  • Fresh listings
  • Fast filters
  • No subscription required
Create a free account and start exploring right away.
Cisco

ASIC DFx & Test Architect Lead

Cisco

Define, design and verify ASIC systems for various Cisco platforms. Collaborate with engineering teams to meet power, performance, and quality goals.

Posted 6/27/2026full-timeSan Jose • California, Texas, Washington • 🇺🇸 United StatesSenior💰 $210,600 - $305,100 per yearWebsite

ATS Keywords

Tailor your resume
Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills
ASIC designDFxtest solutionsRTL implementationhardware design specificationsverification planlint checksCDC checkshigh speed IOsilicon life cycle
Soft Skills
team collaborationleadershipcommunicationproblem-solvinginnovation
Certifications & Qualifications
Bachelor's in Electrical EngineeringMaster's in Electrical Engineering
Industry Keywords
Cisco platformsATE screeningdebug and diagnosticsmanufacturing screeningqualification standards

About the role

Key responsibilities & impact
  • Define, design and verify ASIC and ASIC subsystems to be deployed in a range of Cisco platforms.
  • Contribute to a multi-disciplined engineering team to meet the power, performance, and area goals for products.
  • Design, document, and develop ASIC subsystems for release in high volume and quality.
  • Help define the process, methods, and tools for design and implementation of complex developments.
  • Responsible for development of comprehensive DFx & test solutions and architectures that support ATE screening, in-system test, debug and diagnostics needs of the design.
  • Lead the RTL implementation from the architecture specifications and required RTL quality checks implementations.
  • Work with the team on Innovative Hardware DFx & test strategy aspects for leading edge technology nodes and packaging styles.

Requirements

What you’ll need
  • Bachelor's on Electrical Engineering with 10+ years (or Master’s with 8+ years) of experience on ASIC hardware development
  • Prior experience with ASIC DFx and test relevant standards, and techniques.
  • Prior experience with silicon life cycle, including manufacturing screening and qualification
  • Prior experience on ASIC components including high speed IO’s and their test + diagnosis solutions.
  • Prior experience on hardware design specifications and verification plan/matrix.
  • Prior experience on RTL QA checks, including lint & CDC.

Benefits

Comp & perks
  • medical, dental and vision insurance
  • 401(k) plan with a Cisco matching contribution
  • paid parental leave
  • short and long-term disability coverage
  • basic life insurance
  • 10 paid holidays per full calendar year
  • 1 floating holiday for non-exempt employees
  • 1 paid day off for employee’s birthday
  • paid year-end holiday shutdown
  • 4 paid days off for personal wellness
  • 16 days of paid vacation time per full calendar year
  • flexible vacation time off program
  • 80 hours of sick time off provided on hire date
  • additional paid time away for family emergencies
  • optional 10 paid days per year to volunteer
  • annual bonuses for non-sales roles
  • performance-based incentive pay for sales roles